

<b>Position (Job title) VLSI Design Engineer</b>	<b>Reporting HOD</b>
<b>Department R &amp; D</b>	<b>Experience 0-1 Year</b>
<b>Location -Pune</b>	<b>Qualification – BE/ME Electronics</b>
	<p><b>Skill Required</b></p> <ol style="list-style-type: none"> <li>1. BE/ME in Electronics.</li> <li>2. Experience in logic design &amp; RTL coding. Verilog HDL /VHDL is must.</li> <li>3. Experience with synthesis flow.</li> <li>4. Knowledge of working with different protocols.</li> <li>5. Experience working with multiple clock domains.</li> <li>6. Innovative problem solving skill.</li> <li>7. Strong communication skills and cross functional team work</li> </ol>
<b>Core Responsibility</b>	<p><b>Responsibility</b></p> <p>The position requires strong knowledge of FPGA designing flow. The candidate must have good RTC designing skills and code debugging skills.</p> <ol style="list-style-type: none"> <li>1. Candidate will be responsible for lactic designing and RTC coding for the same to meet requirement.</li> <li>2. The candidate will be responsible for handling cross /functional team meeting and working with hardware and software designing team.</li> <li>3. Ability to work independently and working experience with Xilinx environment is an advantage.</li> </ol>